

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

www.uspto.gov

FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. FILING DATE APPLICATION NO. 4052 09/851,943 05/10/2001 Yasuyuki Mishima HITA.0053 EXAMINER 7590 10/07/2003 KOVALICK, VINCENT E Stanley P. Fisher Reed Smith Hazel & Thomas LLP ART UNIT PAPER NUMBER 3110 Fairview Park Drive, Suite 1400 Falls Church, VA 22042-4503 2673 DATE MAILED: 10/07/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Application No. Office Action Summary Office Action Summary Examiner Vincent E Kovalick Art Unit Vincent E Kovalick 2673 The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status					
## Communication Summary Examiner					
Vincent E Kovalick The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
1) Responsive to communication(s) filed on <u>09 April 2003</u> .					
2a) This action is FINAL . 2b) This action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims 4) ☑ Claim(s) 1-17 is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-17</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or election requirement.					
Application Papers					
9) The specification is objected to by the Examiner.					
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner.					
If approved, corrected drawings are required in reply to this Office action.					
12) The oath or declaration is objected to by the Examiner.					
Priority under 35 U.S.C. §§ 119 and 120					
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).					
a)⊠ All b)□ Some * c)□ None of:					
1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No					
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.					
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).					
a) The translation of the foreign language provisional application has been received. 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.					
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 5. 4) Interview Summary (PTO-413) Paper No(s) 5) Notice of Informal Patent Application (PTO-152) 6) Other:					

Art Unit: 2673

DETAILED ACTION

1. This Office Action is in response to Applicant Response and Amendment dated April 9, 2003 to USPTO Office Action dated March 4, 2003.

Applicant's amendment to claim 1 and the addition of new claims 11-17 have been noted and entered in the record. Applicant's amendment to said claim 1 renders moot Applicant's arguments regarding claim 1.

Applicant's remarks regarding dependent claim 7 are rendered moot with the rejection of said claim being based on new prior art.

Applicant's remarks relative to claim 9 are non-persuasive. Chiba et al. (USP 6,380,918) teaches a printed circuit board with a connector (Fig. 1, item 11) provided in a portion other than a lengthwise end portion of the circuit board said connector receiving signals transmitted from a system controller (col. 2, lines 12-17).

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claim 1-2, 4-5 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamashita et al. (USP 6,320,630) taken with Asada et al. (USP 5,963,287).

Art Unit: 2673

Relative to claim 1, Yamashita et al. teaches a Liquid Crystal Display (LCD) device having slim driver chip (col. 1, lines 46-67; lines 1-67 and col. 3, lines 1-62); Yamashita et al. further teaches a Liquid Crystal Display (LCD) device comprising a liquid crystal display element and a plural driving circuits (col. 5, lines 13-20); a display control device which transmits display data and a clock signal to the plurality driving circuits (col. 6, lines 18-24); further still, Yamashita et al. teaches each of the bus line and the clock signal line of the circuit board being formed in a continuous area of the circuit board and being divided into plural lines, and said divided plural lines are connected to the display control device individually (col. 6, lines 18-65 and Fig. 1). Fig. 1 teaches the data bus lines (item 133) and associated clock lines (items 131 and 132) and the date gate driver control lines (142) and associated clock lines (item 141) all generated by the Display Control Device (item 110); in turn divided and distributed to drive the Drain Drivers (item 130) and Gate Drivers (item 140) respectively which then drive the plurality of Drain lines (item D) and Gate lines (item G) respectively. Applicant will note the similarity of the structure of the bus line divisions between said Fig. 1 of Yamashita et al. and Fig. 6 of the instant invention which Applicant identified as illustrating the division and distribution of said bus lines.

Yamashita et al. does not teach a circuit board which is provided between the display control device and the plural driving circuits and supplies the display data and the clock signal transmitted from the display control device, to each of the driving circuits via a bus line and a clock line in the circuit board,

Yamashita et al. teaches a LCD device comprising a display control device which generates the display data and clock signals and associated control signals to facilitate displaying image

Art Unit: 2673

transmitted to the display control device from a video signal source.

Asada et al. **teaches** a Display Unit with Flexible Printed Circuit Board (col. 3, lines 28-67 and col. 4, lines 1-62); Asada et al. further **teaches** a circuit board which is provided between the display control device and the plural driving circuits and supplies the display data and the clock signal transmitted from the display control device, to each of the driving circuits via a bus line and a clock line in the circuit board (col. 7, lines 8-23).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the devices as taught by Yamashita et al. the feature as taught by Asada et al. in order to put in place the a circuit board on which the connecting bus lines and signal lines are accommodate to make the connection between the display control device and associated data, clock and control line drive circuits.

Regarding claim 4, it being understood that with the means to divide bus lines and clock signal lines (as taught by Yamashita et al., col. 6, lines 18-65 and Fig. 1), the division could be limited to just two lines.

Regarding claims 2 and 5, Yamashita et al. further teaches a said LCD wherein the display control device supplies the display data and the clock signal to each of the divided bus lines and clock signal lines in sequence in accordance with transmission timing (col. 6, lines 18-24). It being understood that with the teaching of Yamashita et al. wherein a system computer (display control device) generates all the signals to drive the image display device, said computer would generate the data and clock signals to each of the divided bus lines and clock signal lines in sequence in accordance with transmission timing.

Art Unit: 2673

As to claim 8, Yamashita et al. **teaches** said LCD device wherein the clock signal is a clock signal for latching display data (col. 6, lines 33-37).

4. Claims 3 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamashita et al. taken with Asada et al. as applied to claim 2 and 5 respectively in item 3 hereinabove, and further in view of Hamilton et al. (USP 4,503,494).

Regarding claims 3 and 6, Yamashita taken with Asada et al. **does not teach** said LCD device wherein the display control device supplies a signal of fixed voltage level to each of the divided bus lines and clock signal lines to which the display data and the clock signal are not supplied. Yamashita et al. taken with Asada et al. teaches a LCD device comprising a display control device which generates the display data and clock signals and associated control signals to facilitate displaying image transmitted to the display control derive from a video signal source mounted on a printed circuit board for driving a system display device.

Hamilton et al. **teaches** a display control circuit which generates a fixed voltage for application to system bus lines (col. 28, lines 32-67 and col. 29, lines 1-63); Hamilton et al. further **teaches** a control circuit generating a fixed voltage for application to system bus lines wherein a fixed voltage is supplied to a bus line when a data/clock signal is not supplied (col 29, lines 28-44). It being understood that the system bus lines are brought to a fixed voltage state independent of whether the bus lines are for transmitting date or clock signals.

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Yamashita taken with Asada et al. the feature as taught by Hamilton et al. in order to eliminate the condition whereby the voltage on the bus line would be left floating.

Art Unit: 2673

5. Claim 7 and is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamashita et al. taken with Asada et al. as applied to claim 4 in item 3 hereinabove, and further in view of Chiba et al. (USP 6,380,918).

Regarding claim 7, Yamashita et al. taken with Asada et al. **does not teach** said LCD device wherein a connector for mounting the display data and the clock signal from the display control device is provided in a lengthwise central portion of the circuit board.

Yamashita et al. taken with Asada et al. teaches a LCD device comprising a display control device which generates the display data and clock signals and associated control signals to facilitate displaying image transmitted to the display control derive from a video signal source mounted on a printed circuit board for driving a system display device.

Chiba et al. **teaches** a liquid crystal display device (col. 2, lines 16-67; col. 4, lines 1-67; col. 5, lines 1-36 and Fig. 1); Chiba et al. further **teaches** a LCD wherein a connector for inputting the display data and the clock signal from the display control device is provided in a lengthwise central portion of the circuit board (col. 2, lines 12-17 and Fig. 1 item 11). It being understood that the placement of a connector, which could include the central portion of the circuit board, is placed to optimize connection with the system data and clock signals input lines.

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Yamashita et al. taken with Asada et al. the feature as taught by Chiba et al. in order to provide a PCB with a connector mounted in the central portion of the circuit board which lends a degree of uniformity to the line lengths of the transmission lines mounted on the board, yielding a uniform time duration of signal transmitted from the said connector to the system logic circuits.

Art Unit: 2673

6. Claims 9 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamashita et al. taken with Asada et al. as applied to claim 1 in item 3 hereinabove, and further in view of Chiba et al. (USP 6,380,918).

Relative to claims 9 and 16, Yamashita et al. taken with Asada et al. **does not teach** a connector for inputting the display data and the clock signal from the display control device being provided in a portion other than a lengthwise end portion of the circuit board.

Yamashita et al. taken with Asada et al. teaches a LCD device comprising a display control device which generates the display data and clock signals and associated control signals to facilitate displaying image transmitted to the display control derive from a video signal source mounted on a printed circuit board for driving a system display device.

Chiba et al. **teaches** a Liquid Crystal Display device (col. 3, lines 16-67; col. 4, lines 1-67 and col. 5, lines 1-36); Chiba et al. further **teaches** a connector for inputting the display data and the clock signal from the display control device being provided in a portion other than a lengthwise end portion of the circuit board (col. 2, lines 12-17 and Fig. 1, item 11).

It would have been obvious to a person of ordinary skill in the art at the time of the invention that the placement of the circuit board connector could be placed in other than in a lengthwise end portion of the circuit board; or, in a lengthwise central portion of the circuit board which ever configuration would optimize the signal flow to the bus lines, and/or the placement of the connector relative the mating connection.

It would have further been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Yamashita et al. taken with Asada et al. the

Art Unit: 2673

feature as taught by Chiba et al in order to put in place the means to transmit the display data and the clock signals from the display control device to the display device.

- 7. Regarding claims 10 and 17, the reasons applied to claim 7 in item 4 hereinabove are applicable to claims 10 and 17 as well.
- 8. Claims 11-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamashita et al. taken with Asada et al. as applied to claim 1 in item 3 hereinabove, and further in view of Hamilton et al.

Regarding claims 11, 12 and 15 Yamashita et al. further **teaches** the display control device supplies the display data and clock signals to each of the divided bus lines and clock signal lines in sequence in accordance with transmission timing (col. 6, lines 18-24).

Yamashita et al. taken with Asada et al. **does not teach** said display control device supplies a signal of fixed voltage level to each of the divided bus lines and clock signal lines to which the display data and clock signal lines are not supplied.

Yamashita et al. taken with Asada et al. teaches a LCD device comprising a display control device which generates the display data and clock signals and associated control signals to facilitate displaying image transmitted to the display control derive from a video signal source mounted on a printed circuit board for driving a system display device.

Hamilton et al. **teaches** a control circuit generating a fixed voltage for application to system bus lines wherein a fixed voltage is supplied to a bus line when a data/clock signal is not supplied (col. 29, lines 28-44). It being understood that the system bus lines are brought to a fixed voltage state independent of whether the signal transmission lines are for transmitting date or clock signal.

Art Unit: 2673

Relative to claims 13-14, Yamashita et al. teaches said LCD wherein while the display control device is supplying the display data to one of the bus lines, the display control device supplies signals of voltage level to the other of the bus lines; and while the display control devices is supplying the clock signal to one the clock signal lines, the display control device supplies signals of voltage level to the other of the clock signal lines (col. 6, lines 18-65); Yamashita taken with Asada **does not teach** the display control device generating a fixed voltage for application to the data lines or clock lines.

Hamilton teaches a control circuit initiating a fixed voltage for application to a signal transmission line (col. 29, lines 28-44).

In a LCD device, the practice of supplying signals of one voltage to one line of a display matrix while supplying a different voltage to other data or signal lines in the matrix is a common feature of LCD devices.

Because this practice is common and well know in the art, it would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Yamashita et al. taken with Asada the feature as taught by Hamilton of generating a fixed voltage for application to the date of clock signal lines of the system.

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Yamashita taken with Asada et al. the feature as taught by Hamilton et al. in order to eliminate the condition whereby the voltage on the signal transmission line/s would be left floating if a fixed voltage were not established.

Art Unit: 2673

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U. S. Patent No.	6,518,946	Ode et al.
U. S. Patent No.	6,166,725	Isami et al.
U. S. Patent No.	6,023,310	Kawamoto et al.
U. S. Patent No.	4,492,460	Considine

Responses

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent E Kovalick whose telephone number is 703 306-3020. The examiner can normally be reached on Monday-Thursday 9:30- 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on 703 305-4938. The fax phone numbers for the organization where this application or proceeding is assigned are 703 872-9314 for regular communications and 703 872-9314 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703 306-0377.

Vincent E. Kovalick

September 29, 2003

CONTROL CONTRO